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ABSTRACT E571 
A pipeline binary updown counter is comprised of sim- 
ple stages that may be readily replicated. Each stage is 
defined by the Boolean logic equation 
An(?) =An(f- 1) '3 I( u.pn) + P Q n ) l  
where An(t) denotes the value of the nth bit at time t. 
The input to the counter has three values represented 
by two binary signals U and D such that if both are 
zero, the input is zero, ifU=O and D =  1, the input is - 1 
and if U= 1 and D=O, the input is + 1. Pn represents a 
product Of&'S for 1 S k S  - 1, while Qn represents the 
product of A's for 1 S k S n -  1, where x k  is the comple- 
ment of &and Pn and Q n  are expressed as the following 
two equations 
which can be written in recursion form as 
with the initial values Pi = 1 and Qi = 1. 
3 Claims, 2 Drawing Sheets 
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input is “0”. And if U = l  and D=O, then the input is 
“+ 1”. 
In Eq. (l), P n  represents a product of Ak’S for 
1SkSn-1,  while Qn is the product of &’s for 
1 k S n -  1, where & iS the complemented Value Of 
Aka Both pn and Qn are expressed as the following two 
VLSI BINARY UPDOWN COUNTER 
ORIGIN O F  INVENTION 
formance of work under a NASA contract, and is sub- 
ject to the provisions of Public Law 96-517 (35 USC 
202) in which the Contractor has elected not to retain 
title. Pn=An-l An-2. .  . A1 (2a) 
10 
BACKGROUND OF THE INVENTION Qn=Zn-l & - 2 . .  . z  (2b) 
The invention described herein was made in the per- 5 
equations: 
This invention relates to a binary updown counter, 
and more particularly to a pipeline counter with a re- 
duced number of logic oDerations that can be imble- 
Equations 2a and 2b can be rewritten in recursion 
form as 
Pn=Pn- I.&- 1 (34 mented with regular,simpie, expandable and, therekre, l5 suitable architecture for very large scale integrated 
circuit (VLSI) implementation. 
Large binary updown counters are widely used in 
digital circuits. Examples include the controller design 
of a servomotor or the correlator part of very long 20 
baseline interferometry. Shown in FIG. 1 is a typical 
used as a model for an updown counter. A single one-bit 
register labeled R and half adder labeled H is required 
the least significant stage of the counter. The true out- 
put (1) of the register is applied to the other input termi- 
carry output (C) of the half adder is applied to the sum 30 
input of the next stage of higher order. 
ing the one-bit stage. To adapt that design for an up- 
down counter, only two one bit registers and a half The novel features that are considered characteristic 
adder are needed in each stage ofan n-bit counter, and 35 of this invention are set forth with particularity in the 
its expansion to more bits is very easy and straight for- appended claims. The invention will best be understood 
ward. H ~ ~ ~ ~ ~ ~ ,  for it to be adapted to also counting from the following description when read in connection 
down, a fixed value (bias) is added to the sum. There- with the accompanying drawings* 
fore, the sum “zero” represents the middle value of the BRIEF DESCRIPTION OF THE DRAWINGS 
range of the counter, and the smallest negative number 40 
is represented by “zero.” Also, it takes n clock times to FIG. 1 is a diagram of a prior-art up counter using a 
perform one counting operation in the worst case be- single one-bit register and a half adder per stage. 
cause of the ripple-carry feature. FIG. 2 is a logic diagram of a basic cell of the n-bit 
TO avoid the ripple-carry time for faster counting, it updown counter of FIG. 3 which implements Eq. (1). 
has been common to apply the input pulses simulta- 45 FIG. 3 is a logic diagram of a basic cell of the n-bit 
neously to all stages through AND gates, but the num- updown counter of FIG. 2 which implements Equation 
ber of inputs to each gate increases as the size of the (1). 
counter is increased. And of even more significance is FIG. 4 is a logic diagram of a one-bit, two-phase shift 
the fact that each stage is different SO that expansion by register used in the basic cell shown in FIG. 3. 
mere replication is no longer possible. 
and 
Q, Qn- l*An- 1 (3b) 
with the values p1 = 1 and Q, = for the first stage. 
regular and expandable. Also, only one clock time is 
needed to perform one counting operation. Using this 
prior-art VLSI design of an UP counter which may be The design of this new counter is simple, 
for each stage (Order)‘ The pulses to be counted are 25 new architecture, it has been verified that a 64-bit bi- 
nary updown counter can be put readily on a single to the sum Of the adder for 
VLSI chip with current NMOS technology. An exam- 
ple describing the pipeline architecture as well as the 
trated completely for a 3-bit counter which may be 
counter* 
Of the adder through a D. The simplicity of each basic cell of this new counter is illus- 
readily expanded to the more genera’ Of an n*bit Such a counter may be readily expanded by replicat- 
DESCRIPTION OF PREFERRED 
50 
SUMMARY OF THE INVENTION EMBODIMENTS 
Because of the need to avoid the ripple-carry feature, Referring now to FIG. 2 of the drawings, an N-bit 
and retain the ability to replicate stages, a new design of updown counter is cbmprised of a plurality of cells or 
a large binary updown counter is required. In actor- 55 stages 1 , 2 .  . . N, each implemented in accordance with 
dance with this invention, each stage of a clocked bi- Eq. (1) above in a manner shown in FIG. 3. The input 
nary updown counter is defined by the Boolean logic has three values, namely - 1, 0, and + 1. These three 
equation: values are represented by binary coded signals did2 
which are converted into up (U) and down (D) count 
60 control signals in accordance with the following truth 
where An(t) denotes the value of the nth bit of the up- table: 
down counter clocked at time t. Also in Eq. (l), the 
symbol @ denotes the “exclusive OR’ operation, the 
4 9 = M r -  1)@[(U.Pn)+(D.Qn)l 
symbol ‘‘e” denotes the “AND” operation and the sym- value di  d2 D U 
bo1 “+” denotes the “inclusive OR’ operation. 65 - 1  1 0 1 0 
The input to the counter has three values represented 0 0 0 0 0 
by two binary signals U and D. If U=O and D =  1, then + I  0 1 0 I 
the input is “- 1”. If both U and D equal zero, then the 
4,845,728 
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It is evident that a data converter is not needed if the 
input values are represented in accordance with this 
4 
-continued 
(6) A d r  + 1) = AI(I)@((U. PI) + (D. PI) did2 code. However, it is required in general to match the signal level of the counter to the external system, 
and to provide input signals U, D capable of driving n 
cells in parallel. In that case, the data converter is com- 
posed of simply a suitable pair of driver amplifiers. If 
the input value is + 1, U= 1 and D=O. If the input value 
is -1, then U=O and D= 1. If the input value is zero, where P3=Al.A2=1 and e3=Zd2=0. The rest of the 
both U and D are zero, and the contents of the counter 10 states of the table can be verified in a Similar manner. 
should remain unchanged. Otherwise A, is not equal to In a VLSI architecture of the present invention, an 
An(t- l), but changes from 1 to 0, or 0 to 1. N-bit binary updown counter is comprised of N basic 
It is easily verified from Eq. (1) that when U=D=o, cells as well as a data converter (data mapping program- 
the output of cell n is A,(r)=A,(t-l), where n is any mable logic array) for the input, as shown in FIG. 2, 
one of the cells in the counter. This is so because when 15 with each cell defined by Eq. (1) conforming to the 
both U and D are zero, the second term of Eq. (1) is logic diagram of FIG. 3. The UP and down control 
zero, and by the property of “exclusive OR,’’ the output signals u and P are connected to each cell as a direct 
of the cell is equal to the remaining term A,(t - 1). input, while the cells are connected in cascade with 
On the other hand, if the input value is + 1, then U= 1 inputs Qi and pi from a Preceding stage and outputs 
and D=O. The second term of Eq. (1) is then changed 20 Q;+l and P;+l to the next stage, and a count output Ai 
to (l.Pn)+(O.Qn)=Pn. This equals 1 if Pn= 1 which from a one-bit register RA;. The outputs Q;+l and P;+l 
implies that An=&- 1. In counting up, the value of the are stored in one-bit registers RQi+ land RPi+ 1 of the 
nth bit changes fron zero to one if the value ofthe input next stage. The inputs to the ith basic cell are U, D, Pi 
to the counter is a 1, and the values of cells 1 to n- 1 are and Qi while the outputs are u, D, Pi+ 1, Qi+ 1 and Ai. 
all ones. This fact is truthfully reflected by Eq. (1). A 25 Outputs pi+ 1 and Qi+ 1 are obtained by the Calculation 
similar argument applies to the case when the input of Eqs. (2a) and (2b). For an N-bit binary updown 
value to the counter is a - 1, i.e., the counter is counting counter, N identical basic cells are required in the de- 
down. sign. 
Assuming a 3-bit binary updown counter, the follow- Referring to FIG. 3, the basic cell consists of three 
ing truth table which defines its operation is as fo~~ows: 30 one-bit shift registers, as noted above, where registers 
labeled RQ; and RP; are used to store inputs Qi and P; 
respectively. Register RAi stores the output A;. The 
output of RA;is sent to an exclusive OR circuit (XOR) 
5 = 1@((1 . 1) + (0. 0)) 
= 1@1 
= o  
D U A3(t) A2@) Ai@) A30 + 1) A2(t + 1) A(t + 1) forcalculating the value of A,{t+l). In the meantime, 
0 1 0  0 0 0 0 I 35 Ai and its comdement i formed by an inverter 10 are 
0 1 0 0  1 0 
0 1 0  1 0  0 
0 1 0  I 1  1 
0 1 1  0 0  1 
0 1 1  0 1 1 
0 1 1  1 1  0 
0 1 1  1 0  1 
1 0 0  0 0 1 
1 0 0  0 1 0 
1 0 0  1 0  0 
1 0 0  1 I 0 
1 0 1  0 0  0 
1 0 1  0 1 I 
1 0 1  1 0  1 
1 0 1  1 1  1 
1 
1 
0 
0 
1 
0 
1 
1 
0 
0 
1 
1 
0 
0 
1 
0 
1 
0 
0 
l 
0 
1 
0 timing control. 
sent to two AND gates 11 and 12 for the calculation of 
P;+r and Q;+ 1. Two AND gates 13 and 14 and an OR 
gate 15 are provided to perform the Boolean logic 
(U.P,) + (D-Q,). A two-phase nonoverlapping clock is 
40 applied to each register as shown in FIG. 4 which illus- 
trates a one-bit NMOS shift register. That NMOS de- 
sign is used to implement each of the one-bit registers 
RQ;, RPjand RA ishown in FIG. 3 in order to simplify 
As was described previously, the values of, are PI  
=Q1 = 1. Therefore the inputs to registers of the first 
basic cell RP1 and RQ1 are tied to VDD which is always 
at the “1” logic level. A;, for 1 S i S n  are the outputs 
0 
1 
1 
45 
0 
1 
0 - 
representing the results of counting. The final value is 
50 obtained N clock periods after the last input di, d2 into 
the counter. In that regard, it should be noted that the 
architecture of the counter is aptly described as a pipe- 
line architecture in that while inputs di, d2 may be pro- 
cessed in sequence at the two-phase clock rate, the 
55 counting operation proceeds, and intermediate values 
are stored in registers RA. Then N clock periods later, 
after the last input dt, d2 has been processed, the regis- 
ters RA contain the final count of dl, d2 inputs. 
+ 1) = A d t ) @ ( U .  P3 + D. Q3) (4) Although particular embodiments of the invention 
60 have been described and illustrated herein, it is recog- 
nized that modifications and variations may readily 
occur to those skilled in the art. Consequently, it is 
intended that the claims be interpreted to cover such 
In the fourth row of the table, D=O, U= 1, A3 (t)=O, 
A2(t)= and ’‘ This corresponds to the case for 
which the contents of counter is decimal three in binary 
notation and the input is + 1. Obviously, the next count 
should equal four, namely,A3(t+ 1)= 1,A2(t+ 1)=0 and 
Ai@+ 1)=0. Substituting these values of Ai, for i= 1, 2, 
3, as well as the values U=l ,  D=O into Eq. (l), yields 
the following results: 
= 0@(1.1 + 0.0) 
= O @ l  
= 1  
( 5 )  modifications and variations. 
65 What is claimed is: A 2 0  + 1) A 2 ( 0 @ ( ( U .  4 + (D . Q2) 
= 1@((1 . 1) + (0 ’ 0)) 1. A binary updown counter comprising a plurality of 
= 1@1 pipelined stages connected in cascade, each stage being 
= o  identical to every other stage and having means for 
4,845,728 
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performing operations defined by the Boolean logic 
equation 
Qn=[Qn- 1 * A v ~ a ] Q n -  1.An- I with the initial values 
P1=l and Q1=1. 
2. A binary updown counter as defined in claim 1 
wherein each stage defined by the Boolean logic equa- 
5 tion consists of three one-bit shift registers RQi and RPi 
used to store inputs Qi and Pi, respectively, and register 
miis used to store the circuit output Ai, a pair of AND 
gates and an OR gate are provided to perform the Bool- 
ean logic (U*Pn)+(D*Qnh m e s s  for transmitting said 
10 output Ai and its complement Ai from the register RAi 
to another pair of AND gates for calculating Pi+ 1 and 
Qi+ 1, and an exclusive OR circuit to receive the output 
Ai for calculating the value of A&+ l), where t+  1 
UD value value UD denotes the next clock time. 
0 1  - 1  - 1  0 1 15 3. A binary updown counter as defined in claim 2 
0 0  0 0 0 0  wherein each one-bit shift register is comprised of a first 
NMOS transistor receiving one of two out of phase 1 0  + 1  +1 1 0  
nonoverlapping clock pulses 41 and 42 followed by a 
first inverter and a second NMOS transistor receiving 
20 the other one of two nonoverlapping out of phase clock 
An(O=An(t- l)@KU+'n) + P Q n ) l  
where Adt) denotes the value of the nth bit produced at 
time t, the input to the counter connected directly to 
each stage in parallel has three values represented by 
two binary signals and according to the table 
Pa represents a product of Ak's for 1 S k d n -  1, while 
& is the complemented value of Ak, and both Pn and 
Q n  are expressed as Pn=Pn-I*An-I and 
Qn represents a Product of Ak's for 1SkSn-1, where pulses following said first inverter and followed by a 
second inverter. * * * * *  
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